Presented is an original study about the effects of integrated circuit aging on electromagnetic emission and immunity to radio frequency interferences. For the first time an electromagnetic compatibility (EMC) qualification procedure is proposed to quantify the EMC level variation over the full lifetime of a component. Results presented show non-negligible variations of the emission and immunity thresholds after accelerated life tests, which could seriously deteriorate EMC margins required to ensure compliance with standard EMC levels.
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Introduction: Owing to increasing usage of high speed and complex electronic systems, electromagnetic compatibility (EMC) is a major concern for electronic system manufacturers [1] . Ensuring EMC over the full lifetime of a product is a requirement for safety critical applications which bear harsh environments, e.g. for the automotive and the aerospace industries. However, the objective of long-term reliability is less and less achievable owing to the drastic reduction of device lifetime observed in nanometric CMOS technologies [2] . The natural aging, which accelerates degradation mechanisms in ICs, can also degrade the EMC performance of ICs [3] [4] [5] . However, its impact on EMC has not been completely clarified yet. EMC qualification tests are systematically realised on burn-in components and seldom combined with accelerated life and robustness tests. To verify if the degradation mechanisms induced by natural aging could affect component EMC performance, this Letter proposes an original study of the emission and susceptibility of a 65nm CMOS IC before and after two standard accelerated life tests. Results presented underline emission spectrum drifts and immunity level deterioration after accelerated aging tests.
Test chip and experimental setup description:
The tests are based on a 65 nm low power CMOS technology test chip developed by STMicroelectronics and dedicated to characterisation of several I/O structures. To exhibit aging effect on the test chip EMC, two standard measurement methods adapted to IC conducted emission and immunity characterisation are applied on two batches of five components before and after two different accelerated life tests. The number of tested samples results from a compromise between the level of confidence in measurements and EMC test duration and cost. The conducted emission of the component under test is characterised according to the standard IEC 61967-4 [6] . The parasitic current produced by the IC and flowing through the ground pin is sensed. The conducted susceptibility of this component is tested according to the IEC 62132-3 direct power injection (DPI) method [7] . DPI tests are conducted on a digital input and power supply pins. Accelerated life tests consist in applying stress conditions to devices in order to accelerate the internal degradations and then estimate device lifetime. High temperature operating life (HTOL) (1508C during 408 h) and low temperature operating life (LTOL) (2408C during 408 h) [8] combined with high supply voltage (nominal þ 10%) are selected. 
ðX Ai À X Bi Þ X Bi , (X Ai ): emission or immunity level of sample 'i' before (resp. after) aging; N sample : number of samples.
Emission and susceptibility levels cannot be accurately known as they are subject to statistical distributions due to measurement errors and variability between components. Aging can affect the variability of component characteristics so the dispersion s of emission or susceptibility levels must be computed before and after aging:
X : mean emission or immunity level of all samples.
The measured drifts between samples are also affected by repeatability errors owing to the measurement equipment or test bench variations. Characterisation shows that this error remains lower than 0.4 dB for emission measurements and 0.12 dB for immunity measurements. As systematic errors due to equipment uncertainties are independent of components, they do not affect the aging induced drift measurement.
Emission level drifts analysis: Fig. 2a shows the mean difference between the emission levels of fresh and aged components, for both accelerated life tests, also summarised in Table 1 . Emission levels decrease clearly after both aging tests over almost all the frequency range. Low temperature stress induces a greater emission level reduction (with a mean value about 21.48 dB) than high temperature stress (20.3 dB on average). A reduction of emission level can be explained by a decrease of transient currents induced by IC activity, which results from internal degradation mechanisms. The results in Fig. 2b show that emission levels tend to spread out after both accelerated life tests (mean of 0.4 dB), although it remains within an acceptable margin. Immunity drifts analysis: Results shown in Fig. 3a compare HTOL and LTOL aging impact on the IO immunity for an RF injection on the IO input. HTOL tends to enhance slightly the immunity level over a large frequency range. However, LTOL seems to have an ambiguous impact on susceptibility level which can strongly increase or decrease depending on the frequency range. Nevertheless, the mean drift of susceptibility level for the entire batch remains positive for both aging tests, leading us to think that aging has a positive but weak effect on IO immunity during conducted injection on input pins. Conversely, aging seems to have a negative impact on IO immunity when RF injections are performed on power supply pins. As shown in Fig. 3b and 
